Alok Jain, et al. FILING DATE December 21, 2001 U.S. PATENT DOCUMENTS EXAMINER'S INITIALS PATENT NO. DATE FOREIGN PATENT DOCUMENTS EXAMINER'S INITIALS PATENT NO. DATE COUNTRY CLASS SUBCLASS Translation Translation	,	AK!	SERIAL NO. 10/029,547		ATTY. DOCKET NO. 15448-0505		DRMATION DISCLOSURE FION IN AN APPLICATION				(
December 21, 2001 2818 U.S. PATENT DOCUMENTS EXAMINER'S INITIALS PATENT NO. DATE NAME CLASS SUBCLASS FILING DATE APR 2.5 2002 FOREIGN PATENT DOCUMENTS EXAMINER'S INITIALS PATENT NO. DATE COUNTRY CLASS SUBCLASS Yes No OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) "M. Pandey, et al., "Exploiting Symmetry when Verifying Transistor-Level Circuits by Symbolic Trajectory Evaluation," IEEE, Vol. 18, No. 7, July 1999, pp. 918-935.)	11/1/1	(C) (C)		1	(PTO-1449)					
EXAMINER'S INITIALS PATENT NO. DATE NAME CLASS SUBCLASS FILING DATE APR 2.5 2002 FOREIGN PATENT DOCUMENTS EXAMINER'S INITIALS PATENT NO. DATE COUNTRY CLASS SUBCLASS Yes No OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) "M. Pandey, et al., "Exploiting Symmetry when Verifying Transistor-Level Circuits by Symbolic Trajectory Evaluation," IEEE, Vol. 18, No. 7, July 1999, pp. 918-935.		231			2001						1
INITIALS PATENT NO. DATE NAME CLASS SUBCLASS RECEIVED APR 2 5 2002 Technology Center 27 DO FOREIGN PATENT DOCUMENTS EXAMINER'S INITIALS PATENT NO. DATE COUNTRY CLASS SUBCLASS Yes No OTHER ART (Including Author, Title, Date, Rertinent Pages, Etc.) "M. Pandey, et al., "Exploiting Symmetry when Verifying Transistor-Level Circuits by Symbolic Trajectory Evaluation," IEEE, Vol. 18, No. 7, July 1999, pp. 918-935.			T.			CUMENTS	U.S. PATENT D			S III	
FOREIGN PATENT DOCUMENTS EXAMINER'S INITIALS PATENT NO. DATE COUNTRY CLASS SUBCLASS Yes No OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) "M. Pandey, et al., "Exploiting Symmetry when Verifying Transistor-Level Circuits by Symbolic Trajectory Evaluation," IEEE, Vol. 18, No. 7, July 1999, pp. 918-935.	•	DATE	FILING	SUBCLASS	CLASS	NAME	E		PATENT NO.		
FOREIGN PATENT DOCUMENTS EXAMINER'S INITIALS PATENT NO. DATE COUNTRY CLASS SUBCLASS Yes No OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) "M. Pandey, et al., "Exploiting Symmetry when Verifying Transistor-Level Circuits by Symbolic Trajectory Evaluation," IEEE, Vol. 18, No. 7, July 1999, pp. 918-935.				CEIVED	RE						
FOREIGN PATENT DOCUMENTS EXAMINER'S INITIALS PATENT NO. DATE COUNTRY CLASS SUBCLASS Yes No OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) "M. Pandey, et al., "Exploiting Symmetry when Verifying Transistor-Level Circuits by Symbolic Trajectory Evaluation," IEEE, Vol. 18, No. 7, July 1999, pp. 918-935.				2 5 2002	APF						
EXAMINER'S INITIALS PATENT NO. DATE COUNTRY CLASS SUBCLASS Yes No OTHER ART (Including Author, Title, Date, Rertinent Pages, Etc.) "M. Pandey, et al., "Exploiting Symmetry when Verifying Transistor-Level Circuits by Symbolic Trajectory Evaluation," IEEE, Vol. 18, No. 7, July 1999, pp. 918-935.			00	gy Center 21	Technolo		-	\vdash			
OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) "M. Pandey, et al., "Exploiting Symmetry when Verifying Transistor-Level Circuits by Symbolic Trajectory Evaluation," IEEE, Vol. 18, No. 7, July 1999, pp. 918-935.					1 (V)	DOCUMENTS	FOREIGN PATENT	•			
OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) "M. Pandey, et al., "Exploiting Symmetry when Verifying Transistor-Level Circuits by Symbolic Trajectory Evaluation," IEEE, Vol. 18, No. 7, July 1999, pp. 918-935.		tion	Transl	SUBCLASS	CLASS	COUNTRY	DATE		PATENT NO.		
"M. Pandey, et al., "Exploiting Symmetry when Verifying Transistor-Level Circuits by Symbolic Trajectory Evaluation," IEEE, Vol. 18, No. 7, July 1999, pp. 918-935.		No	Yes					\dashv			
"M. Pandey, et al., "Exploiting Symmetry when Verifying Transistor-Level Circuits by Symbolic Trajectory Evaluation," IEEE, Vol. 18, No. 7, July 1999, pp. 918-935.					ļ				 		
"M. Pandey, et al., "Exploiting Symmetry when Verifying Transistor-Level Circuits by Symbolic Trajectory Evaluation," IEEE, Vol. 18, No. 7, July 1999, pp. 918-935.											
Symbolic Trajectory Evaluation," IEEE, Vol. 18, No. 7, July 1999, pp. 918-935.				100	<i>'</i> , '-						<u> </u>
D. T. Blaauw, et al., "Functional Abstraction of Logic Gates for Switch-Level Simulation," European Conference on Design Automation, pp. 329-333, February 1991.		(
S. Kundu, "GateMaker: A Transistor to Gate Level Model Extractor for Simulation, Automatic Test Pattern Generation and Verification," International Test Conference, pp. 372-381, 1998.			a, pp.	r Simulation	tractor fo	te Level Model Ex	A Transistor to Ga	teMa t Pat	S. Kundu, "Gate Automatic Test	-	
R. E. Bryant, "Algorithmic Aspects of Symbolic Switch Network Analysis," IEEE Transactions on Computer Aided Design, pp. 618-633, July 1987.		R. E. Bryant, "Algorithmic Aspects of Symbolic Switch Network Analysis," IEEE									
R. E. Bryant, "Boolean Analysis of MOS Circuits," IEEE Transactions on Computer Aided Design, pp. 634-649, July 1987.		R. E. Bryant, "Boolean Analysis of MOS Circuits," IEEE Transactions on Computer Aided									
R. E. Bryant, "Extraction of Gate Level Models From Transistor Circuits by Four-Valued Symbolic Analysis," International Conference on Computer Aided Design, pp. 350-353, 1991.			alued -353,	its by Four-V sign, pp. 350	tor Circui Aided Des	odels From Transis	n of Gate Level Mo	Extra	R. E. Bryant, "E Symbolic Analy	,	
S. Jain, et al., "Automatic Clock Abstraction from Sequential Circuits," Design Automation Conference, pp. 707-711, 1995.											
R. Razdan, et al., "Clock Suppression Techniques for Synchronous Circuits," IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, pp. 1547- 1556, October 1993.	K MJ		547-	stems, pp. 1	its and Sy	f Integrated Circui	k Suppression Tec ter Aided Design o	il., "o n Co 199	R. Razdan, et al Transactions on 1556, October		
F. Rocheteau, et al., "Traiala: A bast and Accurate Functional Abstraction Tool For Transistor Netlists," SAME 99, Accessible from http://www.sansistor.com.	ک	A	10	ction Tool For.com.	al Abstrac	Accurate Function from http://www	relaia: A Fest and ME 99, Accessible	et al. sts,'	Transistor Natlie		7
EXAMINER DATE CONSIDERED 8/3/05	70	7	no	/)	ATE CONSIDERED			N. h.	IIIVER <	EXAN

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.